Abstract-This paper investigates the temperature dependence of phonon-scattering-limited mobility µ PH for advanced shortchannel strained pMOS devices. By using the split CV method and Matthiessen's rule, surface-roughness-limited mobility µ SR and µ PH are successfully decoupled. This paper indicates that the temperature sensitivity of µ PH is proportional to T −1.75 for a neutral stressor and becomes higher when compressive strain is applied. It is explained by the higher optical phonon energy induced by uniaxially compressive strain. Our new findings may also explain the previously reported higher temperature sensitivity of drain current present in uniaxial strained pMOSFETs.
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I. INTRODUCTION
U NIAXIAL strained-Si technology is a key knob to boost transistor performance in state-of-the-art CMOS technology [1] , [2] . The temperature dependence of strain-enhanced mobility is of fundamental importance and may provide insights for the underlying mechanisms responsible for performance enhancement. Recently, several studies have revealed that the temperature sensitivity of drain current for pMOSFETs is increased by uniaxially compressive strain [3] - [6] . However, the underlying mechanism is still not clear and merits investigation.
In this paper, through cryogenic temperature measurement to decouple surface-roughness-limited mobility μ SR and phononscattering-limited mobility μ PH , we investigate the impact of uniaxial strain on the temperature dependence of phononscattering-limited mobility in nanoscale pMOSFETs.
II. EXPERIMENTAL
In this paper, pMOSFETs with channel direction 110 under neutral and compressive uniaxial contact-etch-stop layer (CESL) [7] were investigated. The compressive strain is ∼ −2.8 GPa. The equivalent oxide thickness (EOT) is about 17 Å, whereas the electrical EOT taking into account the quantum-mechanical and polydepletion effects is around 23 Å. The carrier mobility of pMOS devices with L EFF = 95 nm and effective channel doping ∼ 2 × 10 18 cm −3 was examined. The drain bias condition was 5 mV. Since external resistance R sd is crucial to mobility extraction for short-channel devices [8] , [9] , the BSIM R sd method [10] was adopted to extract the external resistance based on the I-V characteristics. The ideal drain current can then be derived from
where I d (int) represents the intrinsic drain current, and
represents the extrinsic drain current that includes the R sd effect. Physical polygate length L PHY was obtained by inline SEM measurement. The LDD overlap region under the gate L OV was extracted by the split CV method [11] , [17] . Effective channel length L EFF can then be derived by subtracting L OV from L PHY . Finally, the carrier mobility can be extracted. E EFF is extracted by
where η is equal to 1/3 [16] , and ε Si is the permittivity of Si. Q inv and Q b can be obtained by integrating the CV curves from the split CV measurement [11] . The applied maximum gate-tosource bias is −2.5 V.
In order to extract surface-roughness mobility μ SR , cryogenic temperature measurements were carried out using liquid He as the cooling source. The measurement temperature ranged from 20 K to 300 K. HP4156 and HP4285 were adopted to measure the transistor IV and CV characteristics. Fig. 1 shows the measured carrier mobility under compressive and neutral uniaxial strain with temperature ranging from 20 K to 60 K. It is known that the phonon-scattering mechanism can be suppressed and the surface-roughness-scattering mechanism may dominate within this temperature range (particularly for E EFF > 1.3 MV/cm) [12] . It is shown that μ SR shows little temperature dependence, which is consistent with the reported data in the past [12] , [13] .
III. RESULTS AND DISCUSSION
0018-9383/$26.00 © 2011 IEEE Fig. 1 . Measured total mobility with temperature ranging from 20 K to 60 K for pMOSFETs with neutral and compressive uniaxial stressors. Surfaceroughness mobility μ SR tends to dominate as E EFF > 1.3 MV/cm and is independent of temperature. In order to extract μ PH , it is assumed that μ SR is independent of temperature [12] , [13] , and then, the Matthiessen's rule can be adopted, i.e., 
where μ Total is the total mobility, including impurity, phonon, and surface-roughness-scattering mechanisms, and μ SR (20 K) is the surface-roughness mobility at E EFF larger than 1.3 MV/cm. Fig. 2 shows the extracted μ PH at 300 K, 250 K, and 225 K for neutral stressors. It is shown that μ PH increases with decreasing temperature because of decreased phonon-scattering rate [12] . Fig. 3 shows the E EFF dependence of μ PH and μ SR . Extracted μ PH and μ SR are proportional to E −1.3 EFF and E −0.3 EFF , respectively, which is consistent with the reported data in the past [12] , [13] . Fig. 4 shows the temperature dependence values of μ PH (μ PH ∝ T −α ) versus E EFF for neutral and compressive stressors. It is shown that α is close to 1.75 for the neutral stressor, which is consistent with the reported data in the literature [12] . Fig. 4 also shows that, with compressive uniaxial strain, the temperature sensitivity of μ PH is increased (α ≈ 2.3). It is plausible that the observed strain dependence of α in Fig. 4 results from strain-engineered intervalley scattering of optical phonons [14] , [15] . The temperature dependence of optical phonon mobility can be expressed as [15] (4) where A o is a constant, T is the temperature, k is Boltzmann's constant, and ω o represents the optical phonon energy. By the differentiation of (4) with respect to T
It is shown that the temperature sensitivity of the optical phonon mobility depends on optical phonon energy ω o . The schematic plot of the E−k band diagram in Fig. 5 shows the impact of uniaxial compressive strain on ω o . The strain induces the light-hole (LH) and heavy-hole band splits and most of the holes repopulate into the LH band [14] . In other words, ω o is increased due to band splitting as the compressive strain is applied. Therefore, the α value is increased (see Fig. 4 ) for the compressively strained pMOSFETs. From previous reports [3] - [6] , it has been found that the temperature sensitivity of drain current for the compressively strained pFET is larger than that of the unstrained counterpart. Our new finding in this paper, i.e., the strain-enhanced temperature sensitivity of μ PH , has suggested a plausible mechanism responsible for these observations. It also provides insights for future mobility scaling using advanced strain technologies.
IV. CONCLUSION
We have investigated the temperature dependence of μ PH for advanced short-channel strained pMOS devices. By using the split CV method and Matthiessen's rule, μ SR and μ PH are successfully decoupled. This paper indicates that the temperature sensitivity of μ PH is proportional to T −1.75 for the neutral stressor and becomes higher when compressive strain is applied. It is explained by the higher optical phonon energy induced by uniaxially compressive strain. Our new findings may also explain the previously reported higher temperature sensitivity of drain current present in uniaxial strain pMOSFETs. His current research interests include characterization and modeling of advanced CMOS devices.
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